|
|
|
 
Product
Filmshop
The
image preparation is the first step for chip analysis. Filmshop is an
automatic software system that helps engineers to perform microscopic
photography, image stitching and alignment.
Filmshop
contains 3 software parts.
|
Part
Number
|
Part
Name
|
Usage
|
|
FS.d1
|
FilmDigitizer
|
FilmDigitizer
helps engineer to operate microscope when taking photos:
controlling stage motion and grabbing image automatically.
FilmDigitizer supports lots of stage and cameras.
|
|
FS.i2
|
FilmIntegrator
|
FilmIntegrator
stitchs a large number of individual images to a whole image and
aligns each layer image together.
|
|
FS.p3
|
FilmProcessor
|
FilmProcessor
is a toolbox for image processing : adjusting color,
contrastion, rotating, resizing etc.
|
ChipLogic Family
ChipLogic
Family or CLF is a complicated software system that provides netlist and
layout extraction capability. With an embedded ERC and SVS checker, CLF
can help engineers to extract netlist of high precision. After
extraction, each layout devices will be identified with (sub)type and
geometric parameters. A schematic is generated according to relative
location of devices in the layout. Because there are always parallel
transistors/capacitors and serial resistors, CLF will merge these
devices automatically. CLF supports process migration, that is, it can
help engineers to design a layout targeting to a new design rule.
ChipLogic
Family is the
most widely used RE toolset around world. It comprises 5 software tools.
|
Part
Number
|
Part
Name
|
Usage
|
|
CF.d1
|
ChipDatacenter
|
For
CLF is a network-based client/server system, ChipDatacenter acts
as the centralized database engine, managing all image, netlist
and layout data.
|
|
CF.a2
|
ChipAnalyzer
|
ChipAnalyzer is a tool for
netlist extraction. Several powerful pattern recognition
algorithms are utilized.
|
|
CF.l3
|
ChipLayeditor
|
ChipLayeditor is a tool for
layout design and migration.
|
|
CF.d4
|
ChipDecoder
|
ChipDecoder is used to extract
0/1 code from a mask ROM.
|
|
CF.m5
|
ChipMaster
|
The hierarchical structure of
circuit will be obtained through recognition of macrocells.
|
|
CF.v6
|
ChipVerifier
|
A
powerful schematic vs. schematic (SVS) checker.
|
|
CF.m7
|
ChipManager
|
A management tool for whole CLF,
including user account management, backup management, etc.
|
Hierux System
After circuit extraction finished, a flat schematic is resulted
with
each basic
layout devices be identified. As the flat
schematic is hard to understand, Hierux System helps engineers to locate
macrocells and quickly re-organize the schematic into a hierarchical
form. Therefore, the original design can be captured.
Hierux
system
consists of 5
software tools.
|
Part
Number
|
Part
Name
|
Usage
|
|
HS.s1
|
HxServer
|
A
network-based license manager for other Hierux tools, providing a
floating license scheme.
|
|
HS.d2
|
HxDesigner
|
A
circuit analysis tools performing hierarchization. It helps
engineers to make hierarchical schematics from flat schematics.
|
|
HS.c3
|
HxComposer
|
A
full-featured hierarchical schematic editor, supporting EDIF,
SPICE, CDL and Verilog formats.
|
|
HS.b4
|
HxBrowser
|
A
free chip image browser for chip overview analysis.
|
|
HS.r5
|
HxReporter
|
HxReporter
is used for delivery of circuit analysis result. It packs IC
image, schematic and layout into a single database. It supports
cross-reference between schematic and layout.
|
|
